Efficient Parallel Architecture for Linear Feedback Shift Registers
IEEE--2015 VLSI
IEEE--2015 VLSI
This project presents a new parallel architecture for linear feedback shift registers (LFSRs), which can be used to achieve high-throughput BCH or CRC encoders for storage and communication systems.
No comments:
Post a Comment