Wednesday, September 28, 2016

Efficient Parallel Architecture for Linear Feedback Shift Registers

 IEEE--2015 VLSI 
This project presents a new parallel architecture for linear feedback shift registers (LFSRs), which can be used to achieve high-throughput BCH or CRC encoders for storage and communication systems.


at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)

Top Academic Projects list for B.Tech & M.Tech Students

http://procorpprojects.com/major-projects-on-matlab/ http://procorpprojects.com/major-projects-on-vlsi-verilogvhdl/ http://procorppro...

  • (no title)
    CMOS INVERTER DESIGN USING THE SYMICA DE TOOL Symica DE (Design Edition) is the tool for designing the VLSI CMOS circuits. Its ...
  • (no title)
    EMBEDDED SMART ELECTRONIC VOTING MACHINE ABSTRACT: The Project Embedded Voting System using Raspberry Pi 3 board is an interest...
  • (no title)
    HEALTH MONITORING AND ALERTING SYSTEM USING GSM AND IOT TECHNOLOGY ABSTRACT: The project intends to interface the Raspberry Pi 3 w...